Abstract: This paper presents a 1-GS/s 7-bit 3-then-1 bit/cycle successive approximation register (SAR) analog-to-digital converter (ADC). To strike a good balance among the noise performance, power ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results